

STK25CA8 128K x 8 *AutoStore*™ nvSRAM *QuantumTrap*™ CMOS Nonvolatile Static RAM Module

FEATURES

- Nonvolatile Storage without Battery Problems
- Directly Replaces 128K x 8 Static RAM, Battery-Backed RAM or EEPROM
- 35ns and 45ns Access Times
- STORE to EEPROM Initiated by AutoStore™ on Power Down
- RECALL to SRAM on Power Restore
- 22mA I_{cc} at 200ns Cycle Time
- Unlimited READ, WRITE and RECALL Cycles
- 1,000,000 STORE Cycles to EEPROM
- 100-Year Data Retention Over Full Commercial Temperature Range
- Commercial and Industrial Temperatures
- 32-Pin 600 mil Dual In-Line Module

DESCRIPTION

The Simtek STK25CA8 is a fast static RAM with a nonvolatile, electrically erasable PROM element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in the EEPROM. Data transfers from the SRAM to the EEPROM (the *STORE* operation) can take place automatically on power down using charge stored in system capacitance. Transfers from the EEPROM to the SRAM (the *RECALL* operation) take place automatically on restoration of power.

BLOCK D	IAGRA	M					
A ₁₅				OM ARRAY 2 x 512		V _{CC}	
$\begin{array}{c c} A_5 \\ A_6 \\ A_7 \\ A_8 \\ A_9 \\ A_{11} \\ A_{12} \\ A_{13} \\ A_{14} \end{array}$	INPUT BUFFERS		RAM Sy S12	RECALL	RI	G F G F G F W	_

PIN CONFIGURATIONS

NC	1	32 U V _{CC}	
A ₁₆	2	31 A15	
A ₁₄	3	30 🗖 NC	
A ₁₂ □	4	29 🗖 W	
A7 🗆	5	28 🗖 A ₁₃	
A ₆	6	27 🗖 A ₈	
A ₅ 🗆	7	26 🗖 A9	
$A_4 \square$	8	25 🗖 A ₁₁	
A ₃ 🗆	9	24 🗖 🖸	
$A_2 \square$	10	23 🗖 A ₁₀	
$A_1 \square$	11	22 🗆 Ē	
$A_0 \square$	12	21 DQ7	
	13	20 🗖 DQ ₆	32 - 600 mil
DQ₁□	14	19 🗖 DQ5	
	15	18 🗖 DQ4	Dual In-Line
V _{SS} □	16	17 🗖 DQ3	Module
	t		

PIN NAMES

A ₀ - A ₁₆	Address Inputs
W	Write Enable
DQ ₀ - DQ ₇	Data In/Out
Ē	Chip Enable
G	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground

ABSOLUTE MAXIMUM RATINGS^a

Voltage on Input Relative to V_{SS}
Voltage on DQ_{0-7}
Temperature under Bias55°C to 125°C
Storage Temperature65°C to 150°C
Power Dissipation
DC Output Current (1 output at a time, 1s duration)15mA

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC CHARACTERISTICS

$(V_{CC} = 5.0V \pm 10\%)$

	BADAMETED	СОММ	ERCIAL	IAL INDUSTRIAL			NOTES		
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES		
I _{CC1} b	Average V _{CC} Current		140 125		150 133	mA mA	$t_{AVAV} = 35ns$ $t_{AVAV} = 45ns$		
I _{CC2} c	Average V _{CC} Current During STORE		20		25	mA	All Inputs Don't Care, V _{CC} = max		
I _{CC3} b	Average V _{CC} Current at t_{AVAV} = 200ns		22		25	mA	$\overline{W} \ge (V_{CC} - 0.2V)$ All Others Cycling, CMOS Levels		
I _{CC4} ^c	Average V _{CC} Current During <i>AutoStore</i> ™ Cycle		18		20	mA	All Inputs Don't Care		
I _{SB} ^d	V _{CC} Standby Current (Standby, Stable CMOS Input Levels)		9		9	mA	$\label{eq:constraint} \begin{split} \overline{E} &\geq (V_{CC} - 0.2V) \\ \text{All Others } V_{IN} &\leq 0.2V \text{ or } \geq (V_{CC} - 0.2V) \end{split}$		
I _{ILK}	Input Leakage Current		±2		±2	μA	$V_{CC} = max$ $V_{IN} = V_{SS}$ to V_{CC}		
IOLK	Off-State Output Leakage Current		±10		±10	μA	$\begin{array}{l} V_{CC} = max \\ V_{IN} = V_{SS} \text{ to } V_{CC}, \ \overline{E} \text{ or } \overline{G} \geq V_{IH} \end{array}$		
VIH	Input Logic "1" Voltage	2.2	V _{CC} + .5	2.2	V _{CC} + .5	V	All Inputs		
V _{IL}	Input Logic "0" Voltage	V _{SS} – .5	0.8	V _{SS} – .5	0.8	V	All Inputs		
V _{OH}	Output Logic "1" Voltage	2.4		2.4		V	I _{OUT} =-4mA		
V _{OL}	Output Logic "0" Voltage		0.4		0.4	V	I _{OUT} = 8mA		
T _A	Operating Temperature	0	70	-40	85	°C			

Note b: I_{CC_1} and I_{CC_3} are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded. Note c: I_{CC_2} and I_{CC_4} are the average currents required for the duration of the respective *STORE* cycles (t_{STORE}). Note d: $\overline{E} \ge V_{IH}$ will not produce standby current levels until any nonvolatile cycle in progress has timed out.

AC TEST CONDITIONS

Input Pulse Levels
Input Rise and Fall Times ≤ 5ns
Input and Output Timing Reference Levels 1.5V
Output Load

CAPACITANCE^e

 $(T_{A} = 25^{\circ}C, f = 1.0MHz)$

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
C _{IN}	C _{IN} Input Capacitance		pF	$\Delta V = 0$ to 3V
C _{OUT}	Output Capacitance	28	pF	$\Delta V = 0$ to $3V$

Note e: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading


SRAM READ CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$


	SYME	BOLS	PARAMETER	STK25	CA8-35	8-35 STK25CA8		UNITS
NO.	#1, #2	Alt.	PARAMETER		MAX	MIN	MAX	UNITS
1	t _{ELQV}	t _{ACS}	Chip Enable Access Time		35		45	ns
2	t _{AVAV} f	t _{RC}	Read Cycle Time	35		45		ns
3	t _{AVQV} g	t _{AA}	Address Access Time		35		45	ns
4	t _{GLQV}	t _{OE}	Output Enable to Data Valid		15		20	ns
5	t _{AXQX} g	t _{OH}	Output Hold after Address Change	5		5		ns
6	t _{ELQX}	t _{LZ}	Chip Enable to Output Active	5		5		ns
7	t _{EHQZ} h	t _{HZ}	Chip Disable to Output Inactive		13		15	ns
8	t _{GLQX}	t _{OLZ}	Output Enable to Output Active	0		0		ns
9	t _{GHQZ} h	t _{OHZ}	Output Disable to Output Inactive		13		15	ns
10	t _{ELICCH} e	t _{PA}	Chip Enable to Power Active	0		0		ns
11	t _{EHICCL} d, e	t _{PS}	Chip Disable to Power Standby		35		45	ns

 $\begin{array}{lll} \mbox{Note f:} & \overline{W} \mbox{ must be high during SRAM READ cycles and low during SRAM WRITE cycles.} \\ \mbox{Note g:} & I/O \mbox{ state assumes } \overline{E}, \end{figs} \leq V_{IL} \mbox{ and } \overline{W} \geq V_{IH}; \mbox{ device is continuously selected.} \\ \mbox{ Note h:} & \mbox{ Measured } \pm \mbox{ 200mV from steady state output voltage.} \end{array}$

SRAM READ CYCLE #1: Address Controlled^{f, g}



SRAM READ CYCLE #2: E Controlled



SRAM WRITE CYCLES #1 & #2


 $(V_{CC} = 5.0V \pm 10\%)$

		SYMBOLS			STK25CA8-35		STK25CA8-45		
NO.	#1	#2	Alt.	PARAMETER		МАХ	MIN	MAX	UNITS
12	t _{AVAV}	t _{AVAV}	t _{WC}	Write Cycle Time	35		45		ns
13	t _{WLWH}	twleh	t _{WP}	Write Pulse Width	25		30		ns
14	t _{ELWH}	t _{ELEH}	t _{CW}	Chip Enable to End of Write	25		30		ns
15	t _{DVWH}	t _{DVEH}	t _{DW}	Data Set-up to End of Write	12		15		ns
16	twhdx	t _{EHDX}	t _{DH}	Data Hold after End of Write	0		0		ns
17	t _{AVWH}	t _{AVEH}	t _{AW}	Address Set-up to End of Write	25		30		ns
18	t _{AVWL}	t _{AVEL}	t _{AS}	Address Set-up to Start of Write	0		0		ns
19	t _{WHAX}	t _{EHAX}	t _{WR}	Address Hold after End of Write	0		0		ns
20	t _{WLQZ} h, i		t _{WZ}	Write Enable to Output Disable		13		15	ns
21	t _{WHQX}		t _{OW}	Output Active after End of Write	5		5		ns


Note i: If \overline{W} is low when \overline{E} goes low, the outputs remain in the high-impedance state.

Note j: \overline{E} or \overline{W} must be $\ge V_{IH}$ during address transitions.

SRAM WRITE CYCLE #1: \overline{W} Controlled^j



SRAM WRITE CYCLE #2: E Controlled



STK25CA8


AutoStore™/POWER-UP RECALL

(V_{CC} = 5.0V 10%)

NO. SYMBOLS Standard	SYMBOLS	PARAMETER	STK2	5CA8	UNITS	NOTES
	Standard	FARAMETER	MIN	MAX	UNITS	NOTES
22	^t RESTORE	Power-up RECALL Duration		550	μs	k
23	^t STORE	STORE Cycle Duration		10	ms	g
24	t _{DELAY}	Time Allowed to Complete SRAM Cycle	1		μs	g
25	V _{SWITCH}	Low Voltage Trigger Level	4.0	4.5	V	
26	V _{RESET}	Low Voltage Reset Level		3.9	V	

Note k: $t_{RESTORE}$ starts from the time V_{CC} rises above V_{SWITCH}.

AutoStore™/POWER-UP RECALL



DEVICE OPERATION

The STK25CA8 is a versatile memory module that provides two modes of operation. The STK25CA8 can operate as a standard 128K x 8 SRAM. It has a 128K x 8 EEPROM shadow to which the SRAM information can be copied, or from which the SRAM can be updated in nonvolatile mode.

NOISE CONSIDERATIONS

Note that the STK25CA8 is a high-speed memory and so must have a high frequency bypass capacitor of approximately 0.1 μ F connected between V_{cc} and V_{ss}, using leads and traces that are as short as possible. As with all high-speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

SRAM READ

The STK25CA8 performs a READ cycle whenever \overline{E} and \overline{G} are low and \overline{W} is high. The address specified on pins A₀₋₁₆ determines which of the 131,072 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t_{AVQV} (READ cycle #1). If the READ is initiated by \overline{E} or \overline{G} , the outputs will be valid at t_{ELQV} or at t_{GLQV}, whichever is later (READ cycle #2). The data outputs will repeatedly respond to address changes within the t_{AVQV} access time without the need for transitions on any control input pins, and will remain valid until another address change or until \overline{E} or \overline{G} is brought high.

SRAM WRITE

A WRITE cycle is performed whenever \overline{E} and \overline{W} are low. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either \overline{E} or \overline{W} goes high at the end of the cycle. The data on the common I/O pins $DQ_{0.7}$ will be written into the memory if it is valid t_{DVWH} before the end of a \overline{W} controlled WRITE or t_{DVEH} before the end of an \overline{E} controlled WRITE.

It is recommended that \overline{G} be kept high during the entire WRITE cycle to avoid data bus contention on the common I/O lines. If \overline{G} is left low, internal circuitry will turn off the output buffers t_{WLQZ} after \overline{W} goes low.

AutoStore[™] OPERATION

The STK25CA8 uses the intrinsic system capacitance to perform an automatic store on power down. As long as the system power supply takes at least t_{STORE} to decay from V_{SWITCH} down to 3.6V the STK25CA8 will safely and automatically store the SRAM data in EEPROM on power down.

In order to prevent unneeded *STORE* operations, automatic *STORE*s will be ignored unless at least one WRITE operation has taken place since the most recent *STORE* or *RECALL* cycle.

POWER-UP RECALL

During power up, or after any low-power condition ($V_{CC} < V_{RESET}$), an internal *RECALL* request will be latched. When V_{CC} once again exceeds the sense voltage of V_{SWITCH} , a *RECALL* cycle will automatically be initiated and will take $t_{RESTORE}$ to complete.

If the STK25CA8 is in a WRITE state at the end of power-up *RECALL*, the SRAM data will be corrupted. To help avoid this situation, a 10K Ohm resistor should be connected either between \overline{W} and system V_{cc} or between \overline{E} and system V_{cc} .

HARDWARE PROTECT

The STK25CA8 offers hardware protection against inadvertent *STORE* operation and SRAM WRITEs during low-voltage conditions. When $V_{CAP} < V_{SWITCH}$, all externally initiated *STORE* operations and SRAM WRITEs are inhibited.

LOW AVERAGE ACTIVE POWER

The STK25CA8 draws significantly less current when it is cycled at times longer than 50ns. If the chip enable duty cycle is less than 100%, only standby current is drawn when the chip is disabled. The overall average current drawn by the STK25CA8 depends on the following items: 1) CMOS vs. TTL input levels; 2) the duty cycle of chip enable; 3) the overall cycle rate for accesses; 4) the ratio of READs to WRITEs; 5) the operating temperature; 6) the V_{cc} level; and 7) I/O loading.

ORDERING INFORMATION

